[1]杨城.计算机联锁系统采集单元设计[J].武汉职业技术学院学报,2014,(05):52-56.
 YANG Cheng.The Unit Design of Computer Interlocking Acquisition System[J].Journal of Wuhan Polytechnic,2014,(05):52-56.
点击复制

计算机联锁系统采集单元设计()
分享到:

《武汉职业技术学院学报》[ISSN:1006-6977/CN:61-1281/TN]

卷:
期数:
2014年05期
页码:
52-56
栏目:
出版日期:
2014-10-31

文章信息/Info

Title:
The Unit Design of Computer Interlocking Acquisition System
文章编号:
1671-931X(2014) 05-0052-05
作者:
杨城
南京地铁运营有限责任公司通号中心,江苏南京210012
Author(s):
YANG Cheng
Nanjing Metro Operation Co., Ltd., Communication Center, Nanjing 210012, China
关键词:
联锁机AVR单片机双机热备CAN总线
Keywords:
interlocking machine AVR single chip microcomputer double hot-standby CAN bus
分类号:
TP27
文献标志码:
A
摘要:
计算机联锁系统作为铁路的重要设备,涉及到安全,需要高的可靠性和稳定性。为了延长计 算机联锁系统的平均无故障时间(MTBF),设计一种采集单元,采用双机热备配置的AVR 单片机作为处理核心,用于采集和检测采集板卡,采集组匣和联锁机计算机层采用配线更 为方便的CAN 总线连接,通信可靠,配线简单,所使用的AVR 单片机减轻了联锁机计算 机层CPU的负担,整个系统也更加稳定可靠,具有一定的推广意义。
Abstract:
As an important railway equipment, computer interlocking system which involves the security, requires high reliability and stability. To extend the computer interlocking system mean time between failures (MTBF), it designs a kind of acquisition unit which adopts AVR single chip microcomputer of double machine hot standby configuration as the processing core which is used for acquisition and testing acquisition boards. The acquisition group box and computer interlocking machine layer are more convenient for the CAN bus connection, reliable communication, simple wiring. The use of AVR single chip microcomputer reduces the burden of CPU in the interlocking machine computer layer, the whole system are more stable and reliable, and has certain significance of popularization.

备注/Memo

备注/Memo:
收稿日期:2014-06-09 基金项目:江苏省轨道交通控制工程技术研究开发中心开放基金项目(项目编号:KFJ201206003)。 作者简介:杨城(1991- ),男,南京地铁运营有限责任公司通号中心信号维护员,研究方向:铁路通信信号。
更新日期/Last Update: 2014-10-28